Vivado Tutorial

Introduction

This tutorial guides you through the design flow using Xilinx Vivado software to create a simple digital circuit using VHDL. A typical design flow consists of creating model(s), creating user constraint file(s), creating a Vivado project, importing the created models, assigning created constraint file(s), optionally running behavioral simulation, synthesizing the design, implementing the design, generating the bitstream, and finally verifying the functionality in the hardware by downloading the generated bitstream file. You will go through the typical design flow targeting the Artix-7 based Basys3 and Nexys4 DDR boards. The typical design flow is shown below. The circled number indicates the corresponding step in this tutorial.




Figure 1. A typical design flow

Objectives

After completing this tutorial, you will be able to:

- Create a Vivado project sourcing HDL model(s) and targeting a specific FPGA device located on the Basys3 or Nexys4 DDR boards
- Use the provided user constraint file (XDC) to constrain pin locations
- Simulate the design using the XSIM simulator
- Synthesize and implement the design
- Generate the bitstream
- Download the design and verify the functionality

Procedure

This tutorial is broken into steps that consist of general overview statements providing information on detailed instructions that follow. Follow these detailed instructions to progress through the tutorial.



Design Description

The design consists of some inputs directly connected to the corresponding output LEDs. Other inputs are logically operated on before the results are output on the remaining LEDs as shown in **Figure 2**.




Figure 2. Completed Design

General Flow for this tutorial

- Create a Vivado project and analyze source files
- Simulate the design using XSIM simulator
- Synthesize the design
- Implement the design
- Perform the timing simulation
- Verify the functionality in hardware using Basys3 or Nexys4 DDR board



Create a Vivado Project

Step 1

- 1-1. Launch Vivado and create a project targeting the xc7a35tcpg236-1 (Basys3) or xc7a100tcsg324-1 (Nexys4 DDR) device and using the VHDL. Use the provided tutorial.vhd and Nexys4DDR_Master.xdc or Basys3_Master.xdc files from the *sources/tutorial* directory.
- 1-1-1. Open Vivado by selecting Start > All Programs > Xilinx Design Tools > Vivado 2015.1 > Vivado 2015.1.
- **1-1-2.** Click **Create New Project** to start the wizard. You will see *Create A New Vivado Project* dialog box. Click **Next**.
- **1-1-3.** Click the Browse button of the *Project location* field of the **New Project** form, browse to **c:\xup\digital**, and click **Select**.
- **1-1-4.** Enter **tutorial** in the *Project name* field. Make sure that the *Create Project Subdirectory* box is checked. Click **Next**.




Figure 3. Project Name and Location entry

- **1-1-5.** Select **RTL Project** option in the *Project Type* form, and click **Next**.
- **1-1-6.** Select **VHDL** as the *Target Language* and as the *Simulator language* in the *Add Sources* form.
- 1-1-7. Click on the **Green Plus** button, then click on the **Add Files...** button, browse to the **c:\xup\digital\sources\tutorial** directory, select *tutorial.vhd*, click **Open**, and verify the **Copy constraints files into projects** box is check. Then click **Next**.
- **1-1-8.** Click **Next** at the *Add Existing IP* form.



1-1-9. In the *Add Constraints* form, click on the **Green Plus** button, then the **Add Files...** button, browse to the **c:\xup\digital\sources\tutorial** directory, select *Basys3_Master.xdc* (for Basys3) or *Nexys4DDR_Master.xdc* (for Nexys4 DDR), click **Open**, and then click **Next.**

The XDC constraint file assigns the physical IO locations on FPGA to the switches and LEDs located on the board. This information can be obtained either through a board's schematic or board's user guide.

1-1-10. In the *Default Part* form, using the **Parts** option and various drop-down fields of the **Filter** section, select the **xc7a35tcpg236-1** part (for Basy3) or **xc7a100tcsg324-1** part (for Nexys4 DDR). Click **Next**.




Figure 4. Part Selection for Basys3




Figure 4. Part Selection for Nexys4 DDR



- **1-1-11.** Click **Finish** to create the Vivado project.
- **1-1-12.** Use the Windows Explorer and look at the **c:\xup\digital\tutorial** directory. You will find that the **tutorial.srcs** and other directories, and the **tutorial.xpr** (Vivado) project file have been created. Two sub-directories, **constrs_1** and **sources_1**, are created under the **tutorial.srcs** directory; deep down under them, the copied *Nexys4DDR_Master.*xdc or *Basys3_Master.*xdc (constraint) and *tutorial.vhd* (source) files respectively are placed.




Figure 5. Generated directory structure

- 1-2. Open the tutorial.vhd source and analyze the content.
- **1-2-1.** In the *Sources* pane, double-click the **tutorial.vhd** entry to open the file in text mode.

The design takes input from slide switches 0 to 7 of the board and toggles the LEDs on the board. Since combinatorial logic is inserted between some switches, the LEDs will turn on/off depending on the pattern of the switches. This is a very basic combinatorial logic demo.




Figure 6. Opening the source file

- 1-3. Open the Basys3_Master.xdc or Nexys4DDR_Master.xdc source, analyze the content and edit the file.
- **1-3-1.** In the *Sources* pane, expand the *Constraints* folder and double-click the *Basys3_Master.xdc* (*Basys3*) or *Nexys4DDR Master.xdc* (*Nexys4 DDR*) entry to open the file in text mode.






Figure 7. Opening the constraint file

1-3-2. Uncomment SW[7:0] by deleting the # sign or by highlighting SW[7:0] and pressing CTRL /. Uncomment LED[7:0]. The pin names will have to be changed to match the pin names in the tutorial.vhd file.

```
## T.EDs
set_property PACKAGE_PIN U16 [get_ports {led[0]}]
                                                                                                                                   set property PACKAGE_PIN V17 [get ports {sw[0]}]
         set property IOSTANDARD LVCMOS33 [get ports {Led[0]}]
                                                                                                                                            set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
         set property IOSTANDARD LYCMOS33 [get ports {Led[1]}]
set property PACKAGE PIN V16 [get ports [mail]]]
property PACKAGE PIN V16 [get ports [mail]]]
set_property PACKAGE_PIN E19 [get_ports {Led[1]}]
                                                                                                                                            set property IOSTANDARD LVCMOS33 [get ports [sw[1]]]
                                                                                          | set_property PACKAGE_PIN W16 [get_ports [set_2]]]
| ports [led 2]]] | set_property PACKAGE_PIN W16 [get_ports [set_2]]]
 set_property PACKAGE_PIN U19 [get_ports {[led[2]}]
         set_property IOSTANDARD LVCMOS33 [get
                                                                                                                                           set property IOSTANDARD LVCMOS33 [get ports [SW[2]]]
                                                                                          ports [1e2 [3]]] set_property PACKAGE_PIN W17 [get_ports [3M] 3]]]
set_property PACKAGE_PIN V19 [get_ports [led[3]]]
        set property IOSTANDARD LVCMOS33 [get
                                                                                                                                            set_property IOSTANDARD LVCMOS33 [get_ports [sw[3]]]
       set property IOSTANDARD LVCMOS33 [get ports | led[4]]] set property PACKAGE PIN W15 [get ports | 50 [4]]]
property PACKAGE PIN W15 [get ports | 100 [4]]]
set_property PACKAGE_PIN W18 [get_ports [led[4]]]
                                                                                                                                            set property IOSTANDARD LVCMOS33 [get ports [SW[4]]]
        set property IOSTANDARD LYCMOS33 [get ports led [5]]] set property PACKAGE PIN VIS [get ports set property PACKAGE PIN VIS [get ports set property IOSTANDARD LYCMOS33 [get ports set property IOSTANDARD LYCMOS3] [get ports set property IOSTAND
set_property PACKAGE_PIN U15 [get_ports [led[5]]]
                                                                                                                                            set property IOSTANDARD LVCMOS33 [get ports [SW[5]]]
set_property PACKAGE_PIN U14 [get_ports [led 6]}]
                                                                                                                                  set_property PACKAGE_PIN W14 [get_ports [SW[6]]]
set_property IOSTANDARD LVCMOS33 [get_ports [led 6]]]
set_property PACKAGE_PIN V14 [get_ports [led 7]]]
                                                                                                                                          set_property IOSTANDARD LVCMOS33 [get_ports [SW[6]]]
                                                                                                                                 set property PACKAGE_PIN W13 [get ports [37]]]
        set_property IOSTANDARD LVCMOS33 [get_ports {led[7]}]
                                                                                                                                           set property IOSTANDARD LVCMOS33 [get ports [814[7]]]
 #set property PACKAGE PIN V13 [get ports (led[8])
                                                                                                                                   #set_property PACKAGE_PIN V2 [get_ports (sw[8])
         #set property IOSTANDARD LVCMOS33 [get ports {led[8]}]
                                                                                                                                            #set_property IOSTANDARD LVCMOS33 [get_ports (sv[8])]
```

Figure 8. Editing the Basys3 Master XDC

```
set_property -dict { PACKAGE_PIN_J15 | IOSTANDARD_LVCMOS33 } [get_ports { swt[0] }]; #IO_L24N_T3_RSO_15 Sch=sv[0] | set_property -dict { PACKAGE_PIN_L16 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L8N_T0_D0S_EMCCLK_14 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R15 | IOSTANDARD_LVCMOS33 } [get_ports { swt[2] }]; #IO_L8N_T0_D0S_EMCCLK_14 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R15 | IOSTANDARD_LVCMOS33 } [get_ports { swt[2] }]; #IO_L8N_T0_D0S_EMCCLK_14 Sch=sv[2] | set_property -dict { PACKAGE_PIN_R15 | IOSTANDARD_LVCMOS33 } [get_ports { swt[3] }]; #IO_L13N_T2_MRCC_14 Sch=sv[4] | set_property -dict { PACKAGE_PIN_R16 | IOSTANDARD_LVCMOS33 } [get_ports { swt[4] }]; #IO_L13N_T2_MRCC_14 Sch=sv[6] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[5] }]; #IO_L13N_T2_A13_D29_14 Sch=sv[6] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[7] }]; #IO_L24N_T3_A3_D29_14 Sch=sv[6] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[7] }]; #IO_L24N_T3_A3_D29_14 Sch=sv[6] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[7] }]; #IO_L24N_T3_A3_D29_14 Sch=sv[6] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[7] }]; #IO_L24N_T3_A3_D29_14 Sch=sv[8] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_A3_D29_14 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_A3_D3_D1_4 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_A3_D3_D1_4 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_A3_D3_D1_4 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_A3_D3_D1_4 Sch=sv[1] | set_property -dict { PACKAGE_PIN_R18 | IOSTANDARD_LVCMOS33 } [get_ports { swt[1] }]; #IO_L24N_T3_D3_D1_4 Sch=led[1] | set_property -dic
```

Figure 8. Editing the Nexys4 DDR Master XDC



1-3-3. Change the sw[*] name to swt[*], and LED[*] to led[*] as the port names in the model are swt and led.

1-3-4. Close the Basys3_Master.xdc or the Nexys4DDR_Master.xdc file saving the changes.

1-4. Perform RTL analysis on the source file.

1-4-1. In the *Sources* pane, select the **tutorial.vhd** entry, and click on **Schematic** (you may have to expand the *Open Elaborated Design* entry) under the *RTL Analysis* tasks of the *Flow Navigator* pane.

A logic view of the design is displayed.




Figure 9. A logic view of the design

Notice that some of the switch inputs go through gates before being output to LEDs and the rest go straight through to LEDs as modeled in the file.

1-5. I/O constraints

1-5-1. Once RTL analysis is performed, another standard layout called the I/O Planning layout is available. Click on the drop-down button and select the I/O Planning layout.




Figure 10. I/O Planning layout selection

Notice that the Package view is displayed in the Auxiliary View area, RTL Netlist tab is selected, and I/O ports tab is displayed in the Console View area. Also notice that design ports (led and swt) are listed in the I/O Ports tab with both having multiple I/O standards.

Move the mouse cursor over the Package view, highlighting different pins. Notice the pin site number is shown at the bottom of the Vivado GUI, along with the pin type (User IO, GND, VCCO...) and the I/O bank it belongs to.






Figure 11. I/O Planning layout view for Basys3




Figure 11. I/O Planning layout view for Nexys4 DDR

You can expand the **led** and **swt** ports by clicking on the + box and observe that led [7:0] and swt[7:0] have assigned pins and uses LVCMOS33 I/O standard. To change the I/O Standard, you would click in the **I/O Std** of the desired port and select the appropriate I/O Standard. The master XDC file already has the correct I/O Standard from editing the file in step 1-3-3.




Figure 12. I/O Ports tab for Basys3




Figure 12. I/O Ports tab for Nexys4 DDR

The ports are already assigned the pins. If you would like to assign pins in this view, you would click under the *Site* column across the desire port row to bring up a drop-down box. Type in the appropriate **Port Variable** to jump to the pins with that variable. Scroll-down until you see the correct port name, and then select it and hit the *Enter* key to assign the pin.




Figure 13. Assigning pin location



You can also assign the pin by selecting its entry in the I/O ports tab, and dragging it to the Package view, and placing it at the desired location

You can also assign the I/O standard by selecting its entry in the I/O Ports tab, selecting the Configure tab of the I/O Port Properties window, followed by clicking the drop-down button of the I/O standard field, selecting LVCMOS33.




Figure 14. Assigning I/O standard through the I/O Port Properties form

You can also assign the pin constraints and I/O standards using tcl commands, by typing the command in the Tcl Console tab to assign the R13 pin location and the LVCSMOS33 I/O like shown below and hitting the Enter key after the command.

Simulate the Design using the XSim Simulator

Step 2

- 2-1. Add the tutorial_tb.vhd testbench file.
- 2-1-1. Click Add Sources under the Project Manager tasks of the Flow Navigator pane.




Figure 15. Add Sources

2-1-2. Select the Add or Create Simulation Sources option and click Next.






Figure 16. Selecting Simulation Sources option

- 2-1-3. In the Add Sources Files form, click the Green plus button and then click the Add Files... button.
- 2-1-4. Browse to the c:\xup\digital\sources\tutorial folder and select tutorial_tb.vhd and click OK.
- 2-1-5. Click Finish.

The tutorial_tb.vhd file will be added under the *Simulation Sources* group, and **tutorial.vhd** is automatically placed in its hierarchy as a tut1 instance.




Figure 17. Simulation Sources hierarchy

- **2-1-6.** Using the Windows Explorer, verify that the **sim_1** directory is created at the same level as constrs_1 and sources_1 directories under the tutorial.srcs directory, and that a copy of *tutorial_tb.vhd* is placed under **tutorial.srcs** > **sim_1** > **imports** > **sources**.
- **2-1-7.** Double-click on the **tutorial_tb** to view its contents.



The VHDL testbench has the same structure as any VHDL design source code. There are a few exceptions that need some explanation. After the library declarations, note that the Entity declaration is left empty on Lines 16 and 17. The Unit Under Test (UUT; or the VHDL code being simulated) is instantiated as a component declaration from Lines 20 to 25.To generate the expected results during simulation, Lines 38 through 48 emulate the behavior of the UUT. Lines 49 to 52 is the port declaration for the UUT. Lines 56 through 86 define the stimuli generation and compares the expected output against the UUT output. Line 87 ends the testbench.

To provide feedback to the user via the Vivado simulator console window, examine Lines 74 through 80. Note multiple lines have been concatenated into one line, separated by the VHDL end of line character ";".

- 2-2. Simulate the design for 1000 ns using the XSIM simulator.
- **2-2-1.** Click on **Simulation settings**, Select the *Simulation* tab. Change the simulation time to **1000** ns. Click **Apply**, then click **OK**.
- **2-2-2.** Select tutorial_tb under the *Simulation Sources* group, and click on **Run Simulation** under the *Flow Navigator* pane. Select the **Run Behavioral Simulation** option.

The testbench and source files will be compiled and the Vivado simulator will be run (assuming no errors). You will see a simulator output similar to the one shown below. You will see matching and mismatching results from the UUT and the procedure in the testbench. The mismatches were deliberately inserted to demonstrate the *TEXTIO* functionality of the VHDL testbench.




Figure 18. Simulator output

You will see four main views: (i) *Scopes*, where the testbench hierarchy (in collapsed form), (ii) *Objects*, where top-level signals are displayed, (iii) the waveform window, and (iv) *Console* where the simulation activities are displayed. Notice that since the testbench used is self-checking, the results are displayed as the simulation is run.

Notice that the **tutorial.sim** directory is created under the **tutorial** directory, along with several lower-level directories.






Figure 19. Directory structure after running behavioral simulation

Please refer to the following URL:

http://www.xilinx.com/support/documentation/sw manuals/xilinx2015 1/ug900-vivado-logic-simulation.pdf to learn more about the Vivado simulator.

2-2-3. Click on the zoom-fit button () located left of the waveform window to see the entire waveform.

Notice that the output changes when the input changes.

- 2-3. Change display format if desired.
- **2-3-1.** Highlight **switch[7:0]** to select it. Right click to change the radix to *Hexadecimal*. Leave the **led_out[7:0]** and **led_exp_out[7:0]** radix to *binary* as we want to see each output bit.
- 2-4. Add more signals to monitor lower-level signals and continue to run the simulation for 500 ns.
- **2-4-1.** Expand the **tutorial_tb** instance in the *Instances and Processes* tab of the Scopes window and select the **UUT** instance. The swt[7:0] and led[7:0] objects will be displayed in the *Objects* window.




Figure 20. Selecting lower-level signals



2-4-2. Select **swt[7:0]** and **led[7:0]** and drag them into the waveform window to monitor those lower-level signals. You can also add the signals by right-clicking and selecting **Add to Wave Window**.

Notice that the signals are added, but the content is not refreshed.

2-4-3. In the waveform window, select 100 ns and type over 500 ns (500 ns v) since we want to run for an additional 500 ns (a total of 600 ns) and hit enter or click ().

The simulation will run for the additional 500 ns.

2-4-4. Click on the *zoom-fit* button and notice that **swt[7:0]** is updated from *1000* ns to *1500* ns period. This is because we added an additional 500 ns from the previous step.




Figure 21. Running simulation for additional 1500 ns

2-4-5. Close the simulator by selecting **File > Close Simulation** in the Vivado simulator window without saving the waveform.

Synthesize the Design

Step 3

- 3-1. Synthesize the design with the Vivado synthesis tool and analyze the Project Summary output.
- **3-1-1.** Click on **Run Synthesis** under the *Synthesis* tasks of the *Flow Navigator* pane.

The synthesis process will be run on the tutorial.vhd file (and all its hierarchical files if exist). When the process is completed a *Synthesis Completed* dialog box with three options will be displayed.

- **3-1-2.** Select the *Open Synthesized Design* option and click **OK** as we want to look at the synthesis output before progressing to the implementation stage.
- 3-1-3. Select the Project Summary tab and understand various windows






Figure 22. Project Summary view for Basys3




Figure 22. Project Summary view for Nexys4 DDR

Click on the various links to see which provides information and which allows you to change the synthesis settings.

3-1-4. Click on the Show Graph link in the Project Summary tab.

Notice that there are an estimated three LUTs and 16 IOs (8 input and 8 output) that are used.






Figure 23. Resource utilization estimation summary

3-1-5. Click on **Schematic** under the *Synthesized Design* tasks of *Synthesis* tasks of the *Flow Navigator* pane to view the synthesized design in schematic view.




Figure 24. Synthesized design's schematic view

Notice that IBUF and OBUF are automatically instantiated (added) to the design as the input and output are buffered. The logical gates are implemented in LUTs (1 input us listed as LUT1, 2 input is listed as LUT2, and 3 input is listed as LUT3). Five gates in RTL analysis output is mapped into four LUTs in the synthesized output.

Using the Windows Explorer, verify that **tutorial.runs** directory is created under **tutorial**. Under the **runs** directory, **synth_1** directory is created which holds several temporary sub-directories along with the Vivado Checkpoint File (**tutorial.dcp**).






Figure 25. Directory structure after synthesizing the design

Implement the Design

Step 4

- 4-1. Implement the design with the Vivado Defaults Implementation settings and analyze the Project Summary output.
- **4-1-1.** Select **tutorial** under the *Design Sources* group, and click on **Run Implementation** under the *Implementation* tasks of the *Flow Navigator* pane.

The implementation process will be run on the synthesized design. When the process is completed an *Implementation Completed* dialog box with three options will be displayed.

- **4-1-2.** Select **Open Implemented Design** and click **OK** as we want to look at the implementation output before progressing to the bitstream generation stage.
- **4-1-3.** Click **Yes** to close the synthesized design.

The implemented design will be opened. Click **OK** to see the device view.

4-1-4. Select the **Project Summary** tab and observe the results.

Notice that the resource utilization is shown in the Graph form as that was the last type of view used to see the synthesis output. To see the actual resource utilization in the tabular form, select Show Table. Note that three LUTs and 16 IOs. Also, since there were no timing constraints defined for this design, timing analysis could not be performed.






Figure 26. Implementation results for Basys3




Figure 26. Implementation results for Nexys4 DDR

Using the Windows Explorer, verify that impl_1 directory is created at the same level as synth_1 under the tutorial_runs directory. The impl_1 directory contains several files including various report files (*.RPT).



Perform Timing Simulation

Step 5

- 5-1. Run the timing simulation.
- **5-1-1.** Click on **Run Simulation** under *Simulation* in the *Flow Navigator* pane.
- **5-1-2.** Click on the **Run Post-ImplementationTiming Simulation** process to run simulation on the implemented design.

The simulator windows will appear as seen during behavioral simulation.

Using the Windows Explorer, verify that **impl** directory is created under **sim_1** which is under **tutorial.sim** directory. The **impl** directory contains generated files to run the timing simulation.

- **5-1-3.** Click on the **Zoom Fit** button to see the waveform window from 0 to 1000 ns.
- **5-1-4.** Left click at 110 ns (where the switch input changes to 0000010b. Click on the **Add Marker** button.
- **5-1-5.** Drag the marker to where **leds** change (at the 114 ns mark).
- 5-1-6. Click on the Add Marker button again and move to where led_exp_out changes (180 ns).




Figure 27. Timing simulation output

Notice that we monitored the expected led output at 10 ns after the input is changed (see the testbench).

5-1-7. Close the simulator by selecting **File > Close simulation** without saving any changes.

Generate the Bitstream and Verify Functionality

Step 6

6-1. Make sure that the power supply source jumper is set to USB. Connect the board and power it ON. Generate the bitstream, open a hardware session, and program the FPGA.



6-1-1. Make sure that the power supply source jumper is set to *USB* and the provided Micro-USB cable is connected between the board and the PC. Note that you do not need to connect the power jack and the board can be powered and configured via USB alone.




Figure 28. Board settings for Nexys4 DDR



Figure 28. Boards settings for Basys3

- **6-1-2.** Power **ON** the switch on the board.
- **6-1-3.** Click on the **Generate Bitstream** entry under the *Program and Debug* tasks of the *Flow Navigator* pane.

The bitstream generation process will be run on the implemented design. When the process is completed a *Bitstream Generation Completed* dialog box with three options will be displayed.

This process will have **tutorial.bit** file generated under **impl_1** directory which was generated under the **tutorial.runs** directory.

6-1-4. Select the *Open Hardware Manager* option and click **OK**.

The Hardware Manager window will open indicating "unconnected" status.

6-1-5. Click on the Open target link.




Figure 29. Opening new hardware target



6-1-6. From the dropdown menu, click Auto Connect.

The Hardware Session status changes from Unconnected to the server name and the device is highlighted. Also notice that the Status indicates that it is not programmed.




Figure 30. Opened hardware session for the Nexys4 DDR




Figure 30. Opened hardware session for the Basys3

6-1-7. Select the device and verify that the lab1.bit is selected as the programming file in the General tab.




Figure 31. Programming file

6-1-8. Click on the *Program device > XC7A100T_0* or the *XC7A35T_0* link in the green information bar to program the target FPGA device.

Another way is to right click on the device and select *Program Device...*



Figure 32. Selecting to program the FPGA

6-1-9. Click **Program** to program the FPGA.

The DONE light will light when the device is programmed. You may see some other LEDs lit depending on switch positions.

- **6-1-10.** Verify the functionality by flipping switches and observing the output on the LEDs.
- **6-1-11.** Close the hardware session by selecting **File > Close Hardware Manager**.
- 6-1-12. Click OK to close the session



- **6-1-13.** When satisfied, power **OFF** the board.
- **6-1-14.** Close the **Vivado** program by selecting **File > Exit**.

Conclusion

The Vivado software tool can be used to perform a complete design flow. The project was created using the supplied source files (HDL model and user constraint file). A behavioral simulation was done to verify the model functionality. The model was then synthesized, implemented, and a bitstream was generated. The functionality was verified in hardware using the generated bitstream.

