Chapter 5

Internal Memory
Figure 5.1  Memory Cell Operation
<table>
<thead>
<tr>
<th>Memory Type</th>
<th>Category</th>
<th>Erasure</th>
<th>Write Mechanism</th>
<th>Volatility</th>
</tr>
</thead>
<tbody>
<tr>
<td>Random-access memory (RAM)</td>
<td>Read-write memory</td>
<td>Electrically, byte-level</td>
<td>Electrically</td>
<td>Volatile</td>
</tr>
<tr>
<td>Read-only memory (ROM)</td>
<td>Read-only memory</td>
<td>Not possible</td>
<td>Masks</td>
<td></td>
</tr>
<tr>
<td>Programmable ROM (PROM)</td>
<td>Read-only memory</td>
<td>UV light, chip-level</td>
<td>Electrically</td>
<td>Nonvolatile</td>
</tr>
<tr>
<td>Erasable PROM (EPROM)</td>
<td>Read-mostly memory</td>
<td>Electrically, byte-level</td>
<td>Electrically</td>
<td></td>
</tr>
<tr>
<td>Electrically Erasable PROM (EEPROM)</td>
<td>Read-mostly memory</td>
<td>Electrically, block-level</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 5.1
Semiconductor Memory Types
Dynamic RAM (DRAM)

- RAM technology is divided into two technologies:
  - Dynamic RAM (DRAM)
  - Static RAM (SRAM)

- DRAM
  - Made with cells that store data as charge on capacitors
  - Presence or absence of charge in a capacitor is interpreted as a binary 1 or 0
  - Requires periodic charge refreshing to maintain data storage
  - The term *dynamic* refers to tendency of the stored charge to leak away, even with power continuously applied
(a) Dynamic RAM (DRAM) cell

(b) Static RAM (SRAM) cell

RED INDICATES STATE WHEN A BINARY “1”

Figure 5.2 Typical Memory Cell Structures
Static RAM (SRAM)

- Digital device that uses the same logic elements used in the processor
- Binary values are stored using traditional flip-flop logic gate configurations
- Will hold its data as long as power is supplied to it
SRAM versus DRAM

- Both volatile
  - Power must be continuously supplied to the memory to preserve the bit values

- Dynamic cell
  - Simpler to build, smaller
  - More dense (smaller cells = more cells per unit area)
  - Less expensive
  - Requires the supporting refresh circuitry
  - Tend to be favored for large memory requirements
  - Used for main memory

- Static
  - Faster
  - Used for cache memory (both on and off chip)
Read Only Memory (ROM)

- Contains a permanent pattern of data that cannot be changed or added to
- No power source is required to maintain the bit values in memory
- Data or program is permanently in main memory and never needs to be loaded from a secondary storage device
- Data is actually wired into the chip as part of the fabrication process
  - Disadvantages of this:
    - No room for error, if one bit is wrong the whole batch of ROMs must be thrown out
    - Data insertion step includes a relatively large fixed cost

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
Programmable ROM (PROM)

- Less expensive alternative
- Nonvolatile and may be written into only once
- Writing process is performed electrically and may be performed by supplier or customer at a time later than the original chip fabrication
- Special equipment is required for the writing process
- Provides flexibility and convenience
- Attractive for high volume production runs
Read-Mostly Memory

**EPROM**
- Erasable programmable read-only memory
- Erasure process can be performed repeatedly
- More expensive than PROM but it has the advantage of the multiple update capability

**EEPROM**
- Electrically erasable programmable read-only memory
- Can be written into at any time without erasing prior contents
- Combines the advantage of non-volatility with the flexibility of being updatable in place
- More expensive than EPROM

**Flash Memory**
- Intermediate between PROM and EEPROM in both cost and functionality
- Uses an electrical erasing technology, does not provide byte-level erasure
- Microchip is organized so that a section of memory cells are erased in a single action or “flash”
Horizontal line connects to the Select terminal of each cell in its row

Vertical line connects to the Data-In/Sense terminal of each cell in its column.

Organized as four square arrays of 2048 by 2048 elements.

Elements of the array are connected by both horizontal (row) and vertical (column) lines.

Refresh involves stepping through each row, reading the cells with RAS and then writing them right back.

Figure 5.3 Typical 16 Megabit DRAM (4M × 4)
3-to-8 Decoder

Figure 11.15 Decoder with 3 Inputs and \(2^3 = 8\) Outputs
4-Bit Multiplexer

Figure 11.13 Multiplexer Implementation

\[ F = D_0 + D_1 + D_2 + D_3 \]
Figure 5.4 Typical Memory Package Pins and Signals

(a) 8 Mbit EPROM

(b) 16 Mbit DRAM
Figure 5.5  256-KByte Memory Organization
Figure 5.6 1-Mbyte Memory Organization
Interleaved Memory

Composed of a collection of DRAM chips

Grouped together to form a memory bank

Each bank is independently able to service a memory read or write request

$K$ banks can service $K$ requests simultaneously, increasing memory read or write rates by a factor of $K$

If consecutive words of memory are stored in different banks, the transfer of a block of memory is speeded up
Error Correction

- **Hard Failure**
  - Permanent physical defect
  - Memory cell or cells affected cannot reliably store data but become stuck at 0 or 1 or switch erratically between 0 and 1
  - Can be caused by:
    - Harsh environmental abuse
    - Manufacturing defects
    - Wear

- **Soft Error**
  - Random, non-destructive event that alters the contents of one or more memory cells
  - No permanent damage to memory
  - Can be caused by:
    - Power supply problems
    - Alpha particles
Figure 5.7  Error-Correcting Code Function
Figure 5.8 Hamming Error-Correcting Code
<table>
<thead>
<tr>
<th>Data Bits</th>
<th>Check Bits</th>
<th>% Increase</th>
<th>Check Bits</th>
<th>% Increase</th>
</tr>
</thead>
<tbody>
<tr>
<td>8</td>
<td>4</td>
<td>50</td>
<td>5</td>
<td>62.5</td>
</tr>
<tr>
<td>16</td>
<td>5</td>
<td>31.25</td>
<td>6</td>
<td>37.5</td>
</tr>
<tr>
<td>32</td>
<td>6</td>
<td>18.75</td>
<td>7</td>
<td>21.875</td>
</tr>
<tr>
<td>64</td>
<td>7</td>
<td>10.94</td>
<td>8</td>
<td>12.5</td>
</tr>
<tr>
<td>128</td>
<td>8</td>
<td>6.25</td>
<td>9</td>
<td>7.03</td>
</tr>
<tr>
<td>256</td>
<td>9</td>
<td>3.52</td>
<td>10</td>
<td>3.91</td>
</tr>
</tbody>
</table>

**Table 5.2**
Increase in Word Length with Error Correction
<table>
<thead>
<tr>
<th>Bit Position</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Position Number</td>
<td>1100</td>
<td>1011</td>
<td>1010</td>
<td>1001</td>
<td>1000</td>
<td>0111</td>
<td>0110</td>
<td>0101</td>
<td>0100</td>
<td>0011</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>Data Bit</td>
<td>D8</td>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
<td>D3</td>
<td>D2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Check Bit</td>
<td>C8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C4</td>
<td>C2</td>
<td>C1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 5.9   Layout of Data Bits and Check Bits**
Hamming Codes - SEC

\[ C_1 = D_1 \oplus D_2 \oplus D_4 \oplus D_5 \oplus D_7 \]
\[ C_2 = D_1 \oplus D_3 \oplus D_4 \oplus D_6 \oplus D_7 \]
\[ C_4 = D_2 \oplus D_3 \oplus D_4 \oplus D_8 \]
\[ C_8 = D_5 \oplus D_6 \oplus D_7 \oplus D_8 \]
<table>
<thead>
<tr>
<th>Bit position</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Position number</td>
<td>1100</td>
<td>1011</td>
<td>1010</td>
<td>1001</td>
<td>1000</td>
<td>0111</td>
<td>0110</td>
<td>0101</td>
<td>0100</td>
<td>0011</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>Data bit</td>
<td>D8</td>
<td>D7</td>
<td>D6</td>
<td>D5</td>
<td>D4</td>
<td>D3</td>
<td>D2</td>
<td>D1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Check bit</td>
<td></td>
<td>C8</td>
<td></td>
<td>C4</td>
<td></td>
<td>C2</td>
<td></td>
<td>C1</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Word stored as</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Word fetched as</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Position Number</td>
<td>1100</td>
<td>1011</td>
<td>1010</td>
<td>1001</td>
<td>1000</td>
<td>0111</td>
<td>0110</td>
<td>0101</td>
<td>0100</td>
<td>0011</td>
<td>0010</td>
<td>0001</td>
</tr>
<tr>
<td>Check Bit</td>
<td>0</td>
<td></td>
<td>0</td>
<td></td>
<td>0</td>
<td></td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Figure 5.10 Check Bit Calculation**
Figure 5.11 Hamming SEC-DED Code
Advanced DRAM Organization

- One of the most critical system bottlenecks when using high-performance processors is the interface to main internal memory.

- The traditional DRAM chip is constrained both by its internal architecture and by its interface to the processor’s memory bus.

- A number of enhancements to the basic DRAM architecture have been explored.

  - The schemes that currently dominate the market are SDRAM and DDR-DRAM.
Synchronous DRAM (SDRAM)

One of the most widely used forms of DRAM

Exchanges data with the processor synchronized to an external clock signal and running at the full speed of the processor/memory bus without imposing wait states

With synchronous access the DRAM moves data in and out under control of the system clock

- The processor or other master issues the instruction and address information which is latched by the DRAM
- The DRAM then responds after a set number of clock cycles
- Meanwhile the master can safely do other tasks while the SDRAM is processing
Figure 5.12 256-Mb Synchronous Dynamic RAM (SDRAM)
<table>
<thead>
<tr>
<th>Pin</th>
<th>Assignment</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0 to A12</td>
<td>Address inputs</td>
</tr>
<tr>
<td>BA0, BA1</td>
<td>Bank address lines</td>
</tr>
<tr>
<td>CLK</td>
<td>Clock input</td>
</tr>
<tr>
<td>CKE</td>
<td>Clock enable</td>
</tr>
<tr>
<td>CS</td>
<td>Chip select</td>
</tr>
<tr>
<td>RAS</td>
<td>Row address strobe</td>
</tr>
<tr>
<td>CAS</td>
<td>Column address strobe</td>
</tr>
<tr>
<td>WE</td>
<td>Write enable</td>
</tr>
<tr>
<td>DQ0 to DQ15</td>
<td>Data input/output</td>
</tr>
<tr>
<td>DQM</td>
<td>Data mask</td>
</tr>
</tbody>
</table>

Table 5.3
SDRAM Pin Assignments
Figure 5.13  SDRAM Read Timing (Burst Length = 4, CAS latency = 2)
Double Data Rate SDRAM (DDR SDRAM)

- Developed by the JEDEC Solid State Technology Association (Electronic Industries Alliance’s semiconductor-engineering-standardization body)

- Numerous companies make DDR chips, which are widely used in desktop computers and servers

- DDR achieves higher data rates in three ways:
  - First, the data transfer is synchronized to both the rising and falling edge of the clock, rather than just the rising edge
  - Second, DDR uses higher clock rate on the bus to increase the transfer rate
  - Third, a buffering scheme is used
Table 5.4
DDR Characteristics

<table>
<thead>
<tr>
<th></th>
<th>DDR1</th>
<th>DDR2</th>
<th>DDR3</th>
<th>DDR4</th>
</tr>
</thead>
<tbody>
<tr>
<td>Prefetch buffer (bits)</td>
<td>2</td>
<td>4</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Voltage level (V)</td>
<td>2.5</td>
<td>1.8</td>
<td>1.5</td>
<td>1.2</td>
</tr>
<tr>
<td>Front side bus data rates (Mbps)</td>
<td>200—400</td>
<td>400—1066</td>
<td>800—2133</td>
<td>2133—4266</td>
</tr>
</tbody>
</table>
Figure 5.14 DDR Generations
SDR SDRAM (Single Data Rate synchronous DRAM)
This type of SDRAM is slower than the DDR variants, because only one word of data is transmitted per clock cycle (single data rate). But this type is also faster than its predecessors EDO-RAM and FPM-RAM which took typically 2 or 3 clocks to transfer one word of data.
DDR(1) SDRAM

While the access latency of DRAM is fundamentally limited by the DRAM array, DRAM has very high potential bandwidth because each internal read is actually a row of many thousands of bits. To make more of this bandwidth available to users, a double data rate interface was developed. This uses the same commands, accepted once per cycle, but reads or writes two words of data per clock cycle. The DDR interface accomplishes this by reading and writing data on both the rising and falling edges of the clock signal. In addition, some minor changes to the SDR interface timing were made in hindsight, and the supply voltage was reduced from 3.3 to 2.5 V. As a result, DDR SDRAM is not backwards compatible with SDR SDRAM.

DDR SDRAM (sometimes called DDR1 for greater clarity) doubles the minimum read or write unit; every access refers to at least two consecutive words.

Typical DDR SDRAM clock rates are 133, 166 and 200 MHz (7.5, 6, and 5 ns/cycle), generally described as DDR-266, DDR-333 and DDR-400 (3.75, 3, and 2.5 ns per beat). Corresponding 184-pin DIMMs are known as PC-2100, PC-2700 and PC-3200. Performance up to DDR-550 (PC-4400) is available for a price.
DDR2 SDRAM

DDR2 SDRAM is very similar to DDR SDRAM, but doubles the minimum read or write unit again, to 4 consecutive words. The bus protocol was also simplified to allow higher performance operation. (In particular, the "burst terminate" command is deleted.) This allows the bus rate of the SDRAM to be doubled without increasing the clock rate of internal RAM operations; instead, internal operations are performed in units 4 times as wide as SDRAM. Also, an extra bank address pin (BA2) was added to allow 8 banks on large RAM chips.

Typical DDR2 SDRAM clock rates are 200, 266, 333 or 400 MHz (periods of 5, 3.75, 3 and 2.5 ns), generally described as DDR2-400, DDR2-533, DDR2-667 and DDR2-800 (periods of 2.5, 1.875, 1.5 and 1.25 ns). Corresponding 240-pin DIMMS are known as PC2-3200 through PC2-6400. DDR2 SDRAM is now available at a clock rate of 533 MHz generally described as DDR2-1066 and the corresponding DIMMs are known as PC2-8500 (also named PC2-8600 depending on the manufacturer). Performance up to DDR2-1250 (PC2-10000) is available for a price.

Note that because internal operations are at 1/2 the clock rate, DDR2-400 memory (internal clock rate 100 MHz) has somewhat higher latency than DDR-400 (internal clock rate 200 MHz).
DDR3 SDRAM

DDR3 continues the trend, doubling the minimum read or write unit to 8 consecutive words. This allows another doubling of bandwidth and external bus rate without having to change the clock rate of internal operations, just the width. To maintain 800–1600 M transfers/s (both edges of a 400–800 MHz clock), the internal RAM array has to perform 100–200 M fetches per second.

Again, with every doubling, the downside is the increased latency. As with all DDR SDRAM generations, commands are still restricted to one clock edge and command latencies are given in terms of clock cycles, which are half the speed of the usually quoted transfer rate (a CAS latency of 8 with DDR3-800 is 8/(400 MHz) = 20 ns, exactly the same latency of CAS2 on PC100 SDR SDRAM).

DDR3 memory chips are being made commercially[4] and computer systems using them were available from the second half of 2007,[5] with significant usage from 2008 onwards.[6] Initial clock rates were 400 and 533 MHz, which are described as DDR3-800 and DDR3-1066 (PC3-6400 and PC3-8500 modules), but 667 and 800 MHz, described as DDR3-1333 and DDR3-1600 (PC3-10600 and PC3-12800 modules) are now common.[7] Performance up to DDR3-2800 (PC3 22400 modules) are available for a price.[8]
DDR4 SDRAM

DDR4 SDRAM is the successor to DDR3 SDRAM. It was revealed at the Intel Developer Forum in San Francisco in 2008, and was due to be released to market during 2011. The timing has varied considerably during its development - it was originally expected to be released in 2012,\[^9\] and later (during 2010) expected to be released in 2015,\[^10\] before samples were announced in early 2011 and manufacturers began to announce that commercial production and release to market was anticipated in 2012. DDR4 is expected to reach mass market adoption around 2015, which is comparable with the approximately 5 years taken for DDR3 to achieve mass market transition over DDR2.

The new chips are expected to run at 1.2 V or less,\[^11\][^12\] versus the 1.5 V of DDR3 chips, and have in excess of 2 billion data transfers per second. They are expected to be introduced at frequency rates of 2133 MHz, estimated to rise to a potential 4266 MHz\[^13\] and lowered voltage of 1.05 V\[^14\] by 2013.

DDR4 will not double the internal prefetch width again, but will use the same 8\(n\) prefetch as DDR3.\[^15\] Thus, it will be necessary to interleave reads from several banks to keep the data bus busy.

In February 2009, Samsung validated 40 nm DRAM chips, considered a "significant step" towards DDR4 development\[^16\] since as of 2009, current DRAM chips were only beginning to migrate to a 50 nm process.\[^17\] In January 2011, Samsung announced the completion and release for testing of a 30 nm 2 GB DDR4 DRAM module. It has a maximum bandwidth of 2.13 Gbit/s at 1.2 V, uses pseudo open drain technology and draws 40% less power than an equivalent DDR3 module.\[^18\][^19\]
Flash Memory

- Used both for internal memory and external memory applications
- First introduced in the mid-1980's
- Is intermediate between EPROM and EEPROM in both cost and functionality
- Uses an electrical erasing technology like EEPROM
- It is possible to erase just blocks of memory rather than an entire chip
- Gets its name because the microchip is organized so that a section of memory cells are erased in a single action
- Does not provide byte-level erasure
- Uses only one transistor per bit so it achieves the high density of EPROM
Figure 5.15  Flash Memory Operation

(a) Transistor structure

(b) Flash memory cell in one state

(c) Flash memory cell in zero state
Figure 5.16 Flash Memory Structures
Figure 5.17  Kiviat Graphs for Flash Memory

© 2016 Pearson Education, Inc., Hoboken, NJ. All rights reserved.
Figure 5.18 Nonvolatile RAM within the Memory Hierarchy

Increasing performance and endurance

Decreasing cost per bit, increasing capacity or density
Figure 5.19  Nonvolatile RAM Technologies
Summary

Chapter 5

- Semiconductor main memory
  - Organization
  - DRAM and SRAM
  - Types of ROM
  - Chip logic
  - Chip packaging
  - Module organization
  - Interleaved memory
  - Error correction

- DDR DRAM
  - Synchronous DRAM
  - DDR SDRAM

- Flash memory
  - Operation
  - NOR and NAND flash memory

- Newer nonvolatile solid-state memory technologies